March 2003 - ixp1200 - lists.cs.princeton.edu

Re: [ixp1200] communication between SA and ME
by Shyamal Pandya 09 Mar '03

09 Mar '03

The resource manager polls all the ME to core rings at regular intervals. A look at the thread.c file in the src/microace/common/resource_manager/driver directory will help. -- Shyamal Pandya Cogito, ergo sum! Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-96601982 >From: Li Zhao <zhao(a)cs.ucr.edu> >Reply-To: ixp1200(a)CS.Princeton.EDU >To: <ixp1200(a)CS.Princeton.EDU> >Subject: [ixp1200] communication between SA and ME >Date: Fri, 7 Mar 2003 00:17:06 -0800 (PST) > >Hi, > >Does anyone know how the Microengine pass >the exceptional packets to the StrongARM? >If we use Resource Manager in MicroACE, there is a ring >buffer between them and the Microengine puts >data into it. How does the Resource manager >know there is a packet in the buffer? by >polling or interrupt? > >Thanks. > > >-- >Li Zhao >Dept. of Computer Science >Univ. of California, Riverside >Tel:1-909-787-2001 > _________________________________________________________________ Add photos to your e-mail with MSN 8. Get 2 months FREE*. http://join.msn.com/?page=features/featuredemail

2 1

translation codes
by ailin lim 09 Mar '03

09 Mar '03

hi, does anybody have the source codes for the ipv4 and ipv6 tanslation in microengine C? ailin ===== I don't have a solution, but I admire your problem. __________________________________________________ Do you Yahoo!? Yahoo! Tax Center - forms, calculators, tips, more http://taxes.yahoo.com/

1 0

RE: [ixp1200] communication between SA and ME
by Johnson, Erik J 07 Mar '03

07 Mar '03

The RM polls the ring(s). ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Erik J. Johnson Intel Research & Development erik.j.johnson(a)intel.com NOT SPEAKING FOR INTEL ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -----Original Message----- From: Li Zhao [mailto:zhao@cs.ucr.edu] Sent: Friday, March 07, 2003 12:17 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] communication between SA and ME Hi, Does anyone know how the Microengine pass the exceptional packets to the StrongARM? If we use Resource Manager in MicroACE, there is a ring buffer between them and the Microengine puts data into it. How does the Resource manager know there is a packet in the buffer? by polling or interrupt? Thanks. -- Li Zhao Dept. of Computer Science Univ. of California, Riverside Tel:1-909-787-2001

1 0

[VERA] Libixprouter
by Bonelli Nicola 07 Mar '03

07 Mar '03

hi Zuki, Yes the hello-world works fine. I'm quite sure that something goes wrong within the Control_SystemStart. In particular, removing the Int_Init() the Control_SystemStart() ends correctly, the following Fmt_print()s are not truncated and the strongARM doesn't hang. Yes, I think it's an interrupt issue we have to address. The jumpers setting is correct, according to the README.jumpers.txt. Unfortunately our lab is not skilled enough in advanced cs-issues since we are telecom engineers. I don't know howto fix this matter. Again if could give me further advices I would really appreciate your effort. Thanks, Nicola --- Bonelli Nicola bonelli(a)netserv.iet.unipi.it

2 1

RE: [ixp1200] MicroEngine C -> segment access?
by Heaton, Eric D 05 Mar '03

05 Mar '03

Mirko et. al., One more note, the only thing that should affect the programmer was that the IXP12XX Microengine C compiler does not handle splitting a function over the boundary. Consequently, the compiler with error on compilation of a program with, say, 3 large functions of 666 instructions each (even though the total is <2k). However, most people won't run into this sort of thing.. if so, the fix is simply to split up the functions.. --eric h. -----Original Message----- From: Heaton, Eric D [mailto:eric.d.heaton@intel.com] Sent: Wednesday, March 05, 2003 4:05 PM To: 'ixp1200(a)CS.Princeton.EDU' Subject: RE: [ixp1200] MicroEngine C -> segment access? Mirko, Crossing the 1k boundary for IXP12XX with 2k control store should be transparent for the programmer. Just remember to set the following switches correctly: -Qrevision_min=n -Qrevision_max=m The version arguments allow the compiler to generate code that will work on a range of processor versions. 1=B0; 3=C0; 5=D0. Use 3 to enable C0 support (2K microcode) in the compiler. Use 5 for the IXP1240 and the IXP1250. Use min and max to set the range of processor versions that the code will run on. Note: The loader will error if you try to load on an incorrect processor version. --eric h. -----Original Message----- From: Mirko Benz [mailto:benz@mephisto.inf.tu-dresden.de] Sent: Wednesday, March 05, 2003 7:43 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] MicroEngine C -> segment access? Hello, How to access the second micro store segment of the C step IXP1200 from C? Thanks, Mirko

1 0

RE: [ixp1200] MicroEngine C -> segment access?
by Heaton, Eric D 05 Mar '03

05 Mar '03

Mirko, Crossing the 1k boundary for IXP12XX with 2k control store should be transparent for the programmer. Just remember to set the following switches correctly: -Qrevision_min=n -Qrevision_max=m The version arguments allow the compiler to generate code that will work on a range of processor versions. 1=B0; 3=C0; 5=D0. Use 3 to enable C0 support (2K microcode) in the compiler. Use 5 for the IXP1240 and the IXP1250. Use min and max to set the range of processor versions that the code will run on. Note: The loader will error if you try to load on an incorrect processor version. --eric h. -----Original Message----- From: Mirko Benz [mailto:benz@mephisto.inf.tu-dresden.de] Sent: Wednesday, March 05, 2003 7:43 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] MicroEngine C -> segment access? Hello, How to access the second micro store segment of the C step IXP1200 from C? Thanks, Mirko

1 0

binary format of microengine ISA
by Yan Luo 05 Mar '03

05 Mar '03

Hi, Could anyone direct us to the document on the binary format of microengine ISA? We cannot find it in the documents comes with SDK2.0. Thank you, Yan Luo -- Yan Luo Dept. of CSE, Univ. of California Riverside, CA 92507, USA http://www.cs.ucr.edu/~yluo/

2 1

MicroEngine C -> segment access?
by Mirko Benz 05 Mar '03

05 Mar '03

Hello, How to access the second micro store segment of the C step IXP1200 from C? Thanks, Mirko

1 0

[VERA] LibixpRouter
by Bonelli Nicola 03 Mar '03

03 Mar '03

Zuki, It would be much easier to me if you could send us the set of working binaries (vera.o, libIXPRouter.a and ipcache.{o,d,srec} ). Comparing your binaries to ours and reversing the code, I could easily understand if it is either a hardware fault (in case they don't differ and don't run in our system) or a software misconfiguration (otherwise). Since our box is using the compile environment provided with the tarball I donwloaded from your website, there are no reasons for having different binaries. Regards, Nicola

2 1

[VERA] LibixpRouter
by Bonelli Nicola 28 Feb '03

28 Feb '03

Hi Zuki, After several debugging test and as you told me yesterday, I came to the conclusion that the ixp1200eb hangs within the Control_SystemStart(). Anyway it's still hard to tell where the bug is hiding since, even with the help of led(), we have experienced different behaviors according to different kernel used. It seems that troubles come within this chunk of code: Control_SystemStart() { .... // Initialize and Start interrupts Int_Init(printPortData, NULL, ueInterruptHandler); led(0xC1); Int_addSlowHandler(timerCallbackFn); led(0xC2); control_init_ui(); // Initialize the user interface led(0xC3); Int_addFastHandler(UI_checkUART); led(0x25); // Set the VRP to SA forwarding rate, used only for a test scratchWrite32(VRP_TO_SA_RATE_ADDR, 0); led(0xC4); Fmt_print("--- Control_SystemStart done\n\n"); led(0xC5); ... In some cases, once the sa hanged, the led shows the 0xC4 step, in others, with different kernels, it hangs at 0xC2 step. In both cases it seems that the board is not able to complete the Fmt_print() call, and the last printed message is always truncated at 10th char sent to the serial port. Have you got any idea of how to get ride of this matter? Any suggestions are appreciated. Thanks, Bonelli Nicola <bonelli(a)netserv.iet.unipi.it>

4 3