![](https://secure.gravatar.com/avatar/25be6beb2f057429afec16bab4d509a0.jpg?s=120&d=mm&r=g)
Hi, I have run the reference design pfwd8_1f_16rx_6tx on hardware. I am eventually successful in getting packets through it but here are some problems I am getting. If anyone has any thoughts or comments on it, please, let me know. 1. When I use the Intel's latest release (version 1.1), the packets greater than 64 bytes are not forwarded correctly. In version 1.0, there is no such problem. I downloaded pfwd8_1f_16rx_6tx in both the cases. 2. When I try to debug code in hardware by inserting breakpoint to follow the execution of code, it does not forward any packet but rather go to some undesirable state. This problem happens in both the version. If I use reference design of version 1.0 and do not insert any breakpoints in code, I get packets forwarded as expected. If anyone has successfully run reference designs from version 1.1 or successfully followed code execution in hardware, please, let me know. Thanks Alok _______________________________________________________________________________ Alok Kumar Residence: 3401 Red River St #201 Austin, TX 78705 Office: Dept of Computer Science ACES Building University of Texas Austin, TX 78712 Ph: Home - (512) 472-6443 Office - (512) 232-7883 Fax: (401) 679 8171 Homepage: http://www.cs.utexas.edu/~alok _______________________________________________________________________________
![](https://secure.gravatar.com/avatar/cbb628f5d9ab9378f4a8b1f8d697df6f.jpg?s=120&d=mm&r=g)
Hi, I have some questions regarding strong arm development and its simulation? I want to add code in the strong arm that spawns a process that periodically does some computations. In which file in strong arm code could this be added? How does one rebuild the strong arm image after making changes? Where can i find documentation for finding the API for spawning process and getting values from sram etc? How does one simulate a reference design with strong arm image in software i.e without downloading on the hardware? If we simulate in hardware - is there a way to generate packet flows using the development bench? I will appreciate help on any of the questions... Sachin Jain Graduate student, computer sciences Univ. of Texas - Austin Res: 3401, Red River Street, #201 Austin, Tx - 78705 Ph : (512)-4726443 (R)
participants (2)
-
Alok Kumar
-
Sachin Jain