[talks] talk on Tilera processor architecture, Sept 11 4:30 pm, E-Quad B205 - Matthew Mattina

Jennifer Rexford jrex at CS.Princeton.EDU
Mon Aug 18 15:20:18 EDT 2014

> Speaker:   Matthew Mattina
>                      Tilera
> Title:           Architecture and Performance of the TILE-Gx72 ManyCore Processor
> Date:          Thursday, September 11, 2014
> Time:          4:30 p.m.                        
> Room:        E-Quad, Room B205
> Host:          Prof. David Wentzlaff
> Abstract:   This talk describes the Tilera TILE-Gx processor architecture, discusses the design choices that result in high throughput performance and power-efficiency, and presents performance results on representative applications for the 72-core TILE-Gx72, the flagship processor in Tilera's TILE-Gx family. This processor family is comprised of a series of high-performance, low-power 64-bit manycore processor SoCs, tightly coupled with high performance packet processing. These highly integrated processors deliver industry-leading performance and performance-per-watt in the embedded networking, cyber security, and high throughput computing markets. Of particular interest is the iMesh network-on-chip, which scales to 100s of cores and provides high-speed interconnection of all on-die elements and cache coherence across the chip.
> Biography:  Mr. Mattina is the Chief Technology Officer at Tilera and is responsible for overall processor strategy and technology. As processor architect at Tilera, he co-led the design of the 64-core TILE-Pro, and the 9- to 72-core TILE-Gx processor families. Prior to Tilera, Mr. Mattina was with Intel Corporation where he was co-lead architect for the Tukwila Multicore Processor, supervising a team of architects and designers. At Intel, Mr. Mattina invented and designed the Intel Ring Uncore Architecture, used across Intel's x86 multicore processor designs. This technology won the Intel Achievement Award in 2010. Prior to Intel, he was an architect and circuit design engineer at Digital Equipment Corporation, working on the Alpha EV7 and EV8 processors. Mr. Mattina also served as Technical Leader at Cisco Systems in the TelePresence Infrastructure Business Unit, where he contributed to the hardware and software design of next-generation high-definition video conferencing products. He has been granted over 20 patents and has published journal and conference papers relating to CPU design, multicore processors, and cache coherence protocols. Mr. Mattina holds a BS in Computer and Systems Engineering from Rensselaer Polytechnic Institute and a MS in Electrical Engineering from Princeton University.

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.cs.princeton.edu/pipermail/talks/attachments/20140818/f8935e62/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: image001.jpg
Type: image/jpeg
Size: 11337 bytes
Desc: not available
URL: <http://lists.cs.princeton.edu/pipermail/talks/attachments/20140818/f8935e62/attachment-0001.jpg>

More information about the talks mailing list