[ixp1200] 1K or 2K instruction cache?

[Elsenbeck, Jim]

If you have the version of 1200 that contains 2k of instruction memory
you can have upto 2k of instructions.  But the instructions are stored
in two separate 1k areas and you need to branch between the two areas.

-----Original Message-----
From: Tim Stevens [mailto:tim.stevens at intec.ugent.be] 
Sent: Monday, March 15, 2004 11:28 AM
To: ixp1200 at lists.cs.princeton.edu
Subject: [ixp1200] 1K or 2K instruction cache?


Hi all,

We use a RadiSys ENP-2505 board and encounter a problem concerning the 
microengine instruction cache size.
Each time we compile the code, the compiler complains that it doesn't fit 
into the instruction memory (total size between 1K and 2K instructions), 
while our RadiSys documentation states that we have a 2K instruction
cache...
Does this mean that we have to set a specific compiler flag, or is one 
instruction larger than one unit in the instruction cache (meaning that a 
2K cache can only hold about 1K instructions)?

Any help would be appreciated.

Kind regards,

Tim

_______________________________________________
ixp1200 mailing list
ixp1200 at lists.cs.princeton.edu
https://lists.cs.princeton.edu/mailman/listinfo/ixp1200


     - - - - - - -  Appended by Scientific-Atlanta, Inc.  - - - - - - -  
This e-mail and any attachments may contain information which is confidential, proprietary, privileged or otherwise protected by law. The information is solely intended for the named addressee (or a person responsible for delivering it to the addressee). If you are not the intended recipient of this message, you are not authorized to read, print, retain, copy or disseminate this message or any part of it. If you have received this e-mail in error, please notify the sender immediately by return e-mail and delete it from your computer.