- ixp1200 - lists.cs.princeton.edu

ENP2505 Example Issues
by Cyrus Hall 21 Apr '03

21 Apr '03

I recently started working with the ENP2505 board that Intel is shipping for their IXP1200 academic program. After hacking their install scripts, dealing with kernel symbol issues, and hacking their boot scripts, I finally got the thing to boot Linux and communicate with the host system. I then made the encouraging discovery that all the sample projects are (seemingly) for other boards. Although they'll load, the board will proceed to spit out malformed Ethernet packets (each packet identical) as fast as the interface will allow. This is with the simple packet counting example. Is there a bare bones MicroACE, such as the counting example, that actually works on the ENP2505? Also, the documentation and tools provided with the board seems to indicate that using the ACE development paradigm is mandatory. Is it possible just to run microcode with no communication back to the ARM on ENP2505, ie, non-ACE code? Thanks for any pointers, Cyrus Hall hallcp(a)cs.colorado.edu University of Colorado Software Engineering Research Laboratory

4 4

SRAM commands queuing
by Yan Luo 20 Apr '03

20 Apr '03

Hi, I am interested in the SRAM command issuing and queuing in the SRAM functional unit. The hardware ref manul talked about how the command bus arbiter select commans from the command FIFOs. However, the exact timing is not stated in docs. For example, why does it take 3 cycles from issuing a sram reference command to enqueuing the command to the functional unit (as seen in the the thread history window) ? Also, it seems that removing a command from the SRAM queue cannot be done every cycle. It takes at least two cycles to dequeue the next command. Is it because the core and the sram bus operate at different frequency? I use IXP1200 now, I wonder how these parameter are different in IXP1200, IXP2400 and IXP2800? Could anyone please explain it or refer me to some useful documents? Any input will be appreciated. Thanks, Yan -- Yan Luo Dept. of CSE, Univ. of California Riverside, CA 92521, USA http://www.cs.ucr.edu/~yluo/

1 0

1 gigabit port support on microengines
by Dinesh Yaji 19 Apr '03

19 Apr '03

Hi All, I am a newbie to this group and apologise if this has been asked before. 1) The IXP200 SDk tutorial ( for the packet count example) says that 8 threads are needed for one gigabit port. It does not specify if 8 threads are needed for receive and 8 threads are needed for send or 8 threads are needed to support one gigabit port (i.e receive and send). 2) I intend to write code to support one gigabit port ( and no 10/100 ports). Do I need to have 4 microengines dedicated for receive/transmit alone? ( 2 for sending + 2 for receiving)? thanks! -Dinesh _________________________________________________________________ Protect your PC - get McAfee.com VirusScan Online http://clinic.mcafee.com/clinic/ibuy/campaign.asp?cid=3963

1 0

IXP1200 uEngine hangup problem
by shyam＠tejasnetworks.com 19 Apr '03

19 Apr '03

Hi all, We are facing some microengine hangup problem in IXP1200 as detailed out below. Has anybody encountered these problems in their projects. Thanks. Regards -Shyam It looks as if there is some problem with the Context Arbiter of IXP1200 or in the signal event handling mechanism. For example, for the RX scheduling portion in Rx threads, we do For the below code, hangup occurs in the following scenarios --- (1) In macro port_rx_receive() at the instruction ctx_arb[start_receive].. On examining the registers CTX_<N>_SIG_EVENTS ---- <N> is the context number & CTX_<N>_WAKEUP_EVENTS, it is found that the start_receive FBI signal event is reflected in both the registers (this clears up any problem being present in our recv_req issue). If context arbiter signal event event handling mechanism was OK, the uEngine should proceed forward. The strange fact is that reading RCV_CNTL register from the StrongARM core in a burst, results in things going forward. This implies that RCV_CNTL FIFO clears on read from StrongARM, and that uEngines have not been forcibly paused and rules out any chance of there being a memory corruption. So clearly, the FBI signal event is not getting received by uEngine threads, even though their registers reflect it several times. (2) Sometime the uEngine thread gets stuck in a ctx_arb[voluntary] instruction. It is found that other 3 uEngine threads keep on executing with context switching happening between them, ruling out any chance of a uEngine thread hogging the resources. Also the particular thread is not set into paused state as seen from CTX_ENABLES. (3) In macro port_rxrdy_chk() at the instrcution csr[read, $rec_rdy, rcv_rdy_lo], ctx_swap Here again as in case (1) above, the registers CTX_<N>_SIG_EVENTS & CTX_<N>_WAKEUP_EVENTS ---- <N> is the context number, reflect a FBI event for the context, while implies that the Rx Ready flags have been read. All the other contexts in this uEngine get scheduled one after the other in this interval, ruling out any chance of another context hogging the uEngine. All contexts are enabled to run as seen from CTX_ENABLES. Clearly the above 3 scenarios point to some problem occuring in context arbitration, particulary FBI events & the voluntary token. What could be the reason for strange occurences? -------------------Relevant MACROS----------------------------------------- // critsect_init #macro critsect_init(abs_reg) immed[abs_reg, 0xFFFFFFFF] #endm // critsect_enter #macro critsect_enter(abs_reg) begin#: alu[--, --, B, abs_reg] br<0[end#], guess_branch ctx_arb[voluntary] br[begin#] end#: immed[abs_reg, 0] #endm // critsect_exit #macro critsect_exit(abs_reg) immed[abs_reg, 0xFFFFFFFF] #endm // port_rxrdy_chk // Description: Check if receive port is ready and wait till it becomes so. // Outputs: // io_abs_rdyFlagsSem : (@GPR) Semaphore to restrict ready flag // reads to a single thread within a uEngine // Inputs: // in_rdyFlagOfPortSvced : (GPR) Ready Flag of port being serviced // by current context #macro port_rxrdy_chk(io_abs_rdyFlagsSem, in_rdyFlagOfPortSvced) .local $rec_rdy check_port#: // Block other contexts from reading rec ready, otherwise // threads processing packets wont get to use the FBI critsect_enter[io_abs_rdyFlagsSem] csr[read, $rec_rdy, rcv_rdy_lo], ctx_swap // Get port ready // Allow other contexts to read rec ready critsect_exit[io_abs_rdyFlagsSem] // Check if port has data alu[--, in_rdyFlagOfPortSvced, AND, $rec_rdy] br!=0[port_ready#] // If port has data then go process it ctx_arb[voluntary] // If port doesn't have data, loop br[check_port#] port_ready#: .endlocal #endm // issue_rx_request // Description: Issues an assembled receive request. // Inputs: // in_recReq : (GPR) Assembled receive request #macro issue_rx_request(in_recReq) .local $recReqCsr alu[$recReqCsr, --, B, in_recReq] csr[write, $recReqCsr, rcv_req], ctx_swap .endlocal #endm // port_rx_receive // Description: Waits till a receive request serviced by RSM, reads and // returns the RCV_CNTL register contents // Outputs: // out_rcvCntl : (GPR) Assembled Receive Request #macro port_rx_receive(out_rcvCntl) .local $rec_csr ctx_arb[start_receive] csr[read, $rec_csr, rcv_cntl], ctx_swap alu[out_rcvCntl, --, B, $rec_csr] .endlocal #endm -------------------End Relevant MACROS-------------------------------------- ----MAIN THREAD------------------- -------------------------------- --------------------------------- while (1) ---------------------------------------- -----Some Processing-------------------- ---------------------------------------- // Wait till port assigned to this context has data, create and issue // a request to service it, and wait for request to be serviced by RSM port_rxrdy_chk(@rdready_inflight, g_svcedPortRdyFlag) critsect_enter(@req_inflight) issue_rx_request(rcvReq) //critsect_exit(@req_inflight) port_rx_receive(rcvCntl) critsect_exit(@req_inflight) ---------------------------------------- -----Some Processing-------------------- ---------------------------------------- end while ----END MAIN THREAD-------------------

1 0

Re: RE: [ixp1200] l3fwdr
by vikram nayak 17 Apr '03

17 Apr '03

how do i prog the PHY device so that its 10MB mode is not default. How do i know if the device is 10 or 100? ----- Original Message ----- From: "Botham, Mick" <mick.botham(a)intel.com> Date: Sunday, April 6, 2003 3:42 am Subject: RE: [ixp1200] l3fwdr > Kamesh, > > I'm not sure if this applies to the ENP-2305, but it did affect the > IXP1200EB. > > Some PHY devices default 10MB mode is also loop-back mode, so on a 10MB > connection, as soon as a packet is sent by the IXP1200 it gets looped back > to the IXP1200, and so the process goes on, the result is a packet flood. > The fix was either to connect to a 100MB device so the PHY would > auto-negotiate to 100MB, or to program the PHY so that in 10MB mode it > wasn't set to loopback. > > Rgds > > Mick > > > Hi, > Ping was not running. In fact the PC kind of hangs ie mouse > pointer disappears etc when I connnect. I am able to see the output only > after I disconnect. > Configuration: > Ethernet port 1 of ENP-2505 is connected back-to-back to the eth1 of > the host PC ( PC in which the card is plugged in) through a crossover > cable. > The IP address of the IXP port is 192.168.1.150 and the IP address of > the PC port is 192.168.1.3 . > > Also is there any option is the ixsys.config file through which I can > specify the rate ? > Thanks, > Kamesh. > > > Abhijeet Joglekar wrote: > > >Hi Kameswara, > > > >I guess you have already tried to connect the PC port to the IXP > >port without going thro' the hub as Cyrus suggested. Just to rule > >out any autonegotiation problems betweem 10/100 hub and IXP port. > > > >So is ping running when you captured that tcpdump output? > >Also, what are the interface addresses of the IXP port > >and the PC port in your setup? > > > >-- abhijeet > > > >On Thu, 3 Apr 2003, Kameswara Avasarala wrote: > > > > > > > >>Hi, > >> This is what I observe if I do a tcpdump. > >> > >> > >>Cyrus Hall wrote: > >> > >> > >> > >>>Hi there- > >>> > >>>You mention a great deal of link level activity. Have you done a TCP > >>>dump? I had my ENP-2505 hooked up to a 10 Mbps hub which was causing > >>>all sorts of issues, including a packet flood to be issued from the card > >>>whenever I tried to start up a uACE. Make sure all interfaces are 100 > >>>Mbps and see if that helps... > >>> > >>> > >>> > > > > > > > > >

1 0

Assembly succeeds with no microcode.
by Jagannathan Iyer Venkatesan 08 Apr '03

08 Apr '03

Hi, I have installed the Wine from winehq.com from the source Wine installed properly. But I am trying to do a make in my Libixprouter/ue/src. make does not complain about anything, except something in the .sed file. (Please refer log below). But there is no microcode in the microcode array as expected. For eg when I do "touch xmt.uc" and do a make, I expect the microcode in the xmt.x file but the xmt_uCodeArr[] array in xmt.x is empty. Can someone point out what is going wrong ? I can give more details. Thank you. Jagan. The output from make (collected as $make &> /tmp/make_out) after a touch xmt.uc is as follows. /* start of make - added by me */ -- preprocessing xmt -- For language 'english' several language ids were found: en_US - 0409; en_GB - 0809; en_AU - 0C09; en_CA - 1009; en_NZ - 1409; en_IE - 1809; en_ZA - 1C09; en_JM - 2009; en_ - 2409; en _BZ - 2809; en_TT - 2C09; Instead of using first in the list, suggest to define your LANG environment variable like this: LANG=en_US Assembly successful.^M -- allocating registers for xmt -- -- creating xmt.uca -- sed: file xmt.sed line 5: Invalid reference \2 on `s' command's RHS -- assembling xmt -- For language 'english' several language ids were found: en_US - 0409; en_GB - 0809; en_AU - 0C09; en_CA - 1009; en_NZ - 1409; en_IE - 1809; en_ZA - 1C09; en_JM - 2009; en_ - 2409; en _BZ - 2809; en_TT - 2C09; Instead of using first in the list, suggest to define your LANG environment variable like this: LANG=en_US Preprocessing successful; output file, "xmt.uci" written.^M ^M ^M Reading "xmt.uci": pass 1...^M Reading "xmt.uci": pass 2...^M ^M Number of uwords compiled: 0^M Number of pages compiled: 1^M Ucode output written to: "xmt.list"^M Assembly successful.^M -- extracting xmt -- perl: warning: Setting locale failed. perl: warning: Please check that your locale settings: LANGUAGE = (unset), LC_ALL = (unset), LC_CTYPE = "", LANG = "english" are supported and installed on your system. perl: warning: Falling back to the standard locale ("C"). rm xmt.sed /* end of make - added by me */

1 0

RE: [ixp1200] l3fwdr
by Botham, Mick 06 Apr '03

06 Apr '03

Kamesh, I'm not sure if this applies to the ENP-2305, but it did affect the IXP1200EB. Some PHY devices default 10MB mode is also loop-back mode, so on a 10MB connection, as soon as a packet is sent by the IXP1200 it gets looped back to the IXP1200, and so the process goes on, the result is a packet flood. The fix was either to connect to a 100MB device so the PHY would auto-negotiate to 100MB, or to program the PHY so that in 10MB mode it wasn't set to loopback. Rgds Mick Hi, Ping was not running. In fact the PC kind of hangs ie mouse pointer disappears etc when I connnect. I am able to see the output only after I disconnect. Configuration: Ethernet port 1 of ENP-2505 is connected back-to-back to the eth1 of the host PC ( PC in which the card is plugged in) through a crossover cable. The IP address of the IXP port is 192.168.1.150 and the IP address of the PC port is 192.168.1.3 . Also is there any option is the ixsys.config file through which I can specify the rate ? Thanks, Kamesh. Abhijeet Joglekar wrote: >Hi Kameswara, > >I guess you have already tried to connect the PC port to the IXP >port without going thro' the hub as Cyrus suggested. Just to rule >out any autonegotiation problems betweem 10/100 hub and IXP port. > >So is ping running when you captured that tcpdump output? >Also, what are the interface addresses of the IXP port >and the PC port in your setup? > >-- abhijeet > >On Thu, 3 Apr 2003, Kameswara Avasarala wrote: > > > >>Hi, >> This is what I observe if I do a tcpdump. >> >> >>Cyrus Hall wrote: >> >> >> >>>Hi there- >>> >>>You mention a great deal of link level activity. Have you done a TCP >>>dump? I had my ENP-2505 hooked up to a 10 Mbps hub which was causing >>>all sorts of issues, including a packet flood to be issued from the card >>>whenever I tried to start up a uACE. Make sure all interfaces are 100 >>>Mbps and see if that helps... >>> >>> >>> > > >

1 0

RE: [ixp1200] How to generate asm code from SDK
by Heaton, Eric D 04 Apr '03

04 Apr '03

Yan, This warning should have no effect on the production of an .asm file. Of course, if you had errors in your build, that is a different story. Check your build directory for a file named <c_file_with_main_in_it>.asm if you didn't specify a specific name with the -Fa switch. But note that you can look at the assembly code generated from a Microengine C file easily without using the -Fa switch. When using the Workbench (v2.01) in debug mode, choosing a thread to view will, by default, display the source code for the thread. However, there is a toggle switch on that window (it has a yellow and green page icon circularly pointing to each other) that will display the .list file containing the assembly for the source code line your cursor is currently on. Check it out! --eric h. -----Original Message----- From: Yan Luo [mailto:yluo@cs.ucr.edu] Sent: Sunday, January 12, 2003 12:02 PM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] How to generate asm code from SDK HI, I try to generate the assembly code from Micro C code using SDK 2.0, In the Build->setting, I check the "Produce assembly code file". When I compile , I got the following warning: (0): warning : IPO enabled; -Fa and -FA produce dummy .asm files It seems it did not produce asm file, and I cannot find asm file anywhere. How can I get the assembly code? Thanks, Yan

10 25

Re: [ixp1200] qstn abt debug option and l3fwdr
by Shyamal Pandya 04 Apr '03

04 Apr '03

Hi Srini, TO make DBG_MSG work you will have to modify the l3fwdr Makefile and recompile. Specifically, in the file src/microace/aces/l3forward_ace/Makefile, the assignment to the MORE_DEFS variable will have to include L3FWD_DEBUG. There is a commented MORE_DEFS assignment that includes the option. -- Shyamal Pandya Arizona State University Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-966-1982 >From: Srinivasan Krishnamoorthy <sriniskm(a)yahoo.com> >Reply-To: ixp1200(a)CS.Princeton.EDU >To: ixp1200(a)CS.Princeton.EDU >Subject: [ixp1200] qstn abt debug option and l3fwdr >Date: Thu, 3 Apr 2003 01:46:17 -0800 (PST) > >Hi, > >I am using the L3Fwdr. I would like to see the flow of >the code. How do I set up the debug option so that all >the DBG_MSG gets printed on the screen? > >Also, I have a problem with pinging a system connected >to one port(say port0) of the IXP from another system >connected to another port(say port1) of the IXP(i.e, >the systems are in different subnets), when i use the >L3fwdr. Hope I make sense!! I am just starting the >ixsys.config-l3fwdr. Am I missing something here? > >Thanks >Srini > >__________________________________________________ >Do you Yahoo!? >Yahoo! Tax Center - File online, calculators, forms, and more >http://tax.yahoo.com _________________________________________________________________ STOP MORE SPAM with the new MSN 8 and get 2 months FREE* http://join.msn.com/?page=features/junkmail

1 0

bug in ue driver
by Shyamal Pandya 03 Apr '03

03 Apr '03

Hi, I noticed a bug in the ue driver. In the file src/microace/comon/wbench/SA1_CoreLibs/ue/main.c, funcion ue_ioctl, the switch statement has case UENG_SETCTXSIGEVENTS within which the function uEng_setCtxWakeupEvents is called, which should be a call to uEng_setCtxSigEvents. Because of this an ioctl call with parameter UENG_SETCTXSIGEVENTS will result in writes to the CTX_*_WAKEUP_EVENTS registers instead of the signal events registers of the microengine. -- Shyamal Pandya Arizona State University Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-966-1982 _________________________________________________________________ Help STOP SPAM with the new MSN 8 and get 2 months FREE* http://join.msn.com/?page=features/junkmail

2 1

Porting VERA?
by Øyvind Hvamstad 01 Apr '03

01 Apr '03

Hi, I'm currently writing a thesis that use the ENP-2505 card. In this project I would like to make use of the existing VERA software. However, I see on the list that VERA isn't compatible with the ENP-2505. My questions are: Are there any plans on porting VERA to work with the ENP-2505, and if so, how much coding will it involve? I will gladly help, but not if it takes to long. If no plans are made, please let me know, so I can rethink my work. In advance, thanks! Øyvind Hvamstad

2 1

route_add() problem
by Li Zhao 31 Mar '03

31 Mar '03

Hi, I want to put a large routing table to the L3fwd16 project in the IXP 1200 simulator. I changed the size of the sram and some parameters in mem_map.h. But it seems that the functions route_add() and ht_add() donot read the mem_map.h file at all. The route_add() gave some error message after reading about 200 routes. Then the IXP 1200 simulator crashed. Since these two functions are from the dll library, the implementation is unknown to me. Are they compiled with the fixed SRAM size and sram_route_base parameter? If so, is there anyway I can do to insert the large routing table? Thanks a lot! -- Li Zhao Dept. of Computer Science Univ. of California, Riverside Tel:1-909-787-2001

1 0

SA interrupt
by Shyamal Pandya 23 Mar '03

23 Mar '03

Hi, I want to deliver an interrupt from the microengines to the Strong core processor of the IXP1200. The core runs Linux. After reading through the source code of the microengine driver, I figure that each time the microengines are initialized, the ue driver registers an interrupt handler with the linux kernel for a microengine interrupt. There is also a function uEng_intConnect, that can be used to register a handler function with this driver. (For example the debug library uses the function to register some function). But this function is not exported to the outside world. If it were, then one would do something like write a module stacked on the ue module and use the uEng_intConnect function to register its own handler function. I cannot avoid not using the ue driver because I am using the MicroACE framework. What can be done so that somehow I can catch a microengine interrupt on the core processor? I don't know if I have been quite clear, but I will appreciate any help. Thanks! -- Shyamal Pandya Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-96601982 _________________________________________________________________ Tired of spam? Get advanced junk mail protection with MSN 8. http://join.msn.com/?page=features/junkmail

2 1

Flow table initialization in NAT microACE
by Eng Kean 23 Mar '03

23 Mar '03

Hi, How the flow tables in NAT microACE are initialized? How flow entries are added and deleted? Which source files are involved? Thanks & regards, Eng Kean __________________________________________________ Do you Yahoo!? Yahoo! Platinum - Watch CBS' NCAA March Madness, live on your desktop! http://platinum.yahoo.com

1 0

RE: [ixp1200] SA interrupt
by Arthur Berkovitch 23 Mar '03

23 Mar '03

Hi, I do exactly as you described with uEng_intConnect, but with VxWorks and without MicroACE. It works fine! I looked at the ixasdk2.0 /opt/ixasdk/src/microace/commom/wbench/Inlude/ueng.h and found there the declaration for uEng_intConnect. Please let me know about your progress because. I consider moving to MicroACE and Linux and the SA (or XScale) to ME communication is an issue in our application. -----Original Message----- From: Shyamal Pandya [mailto:shyamalpandya@hotmail.com] Sent: Sunday, March 23, 2003 6:52 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] SA interrupt Hi, I want to deliver an interrupt from the microengines to the Strong core processor of the IXP1200. The core runs Linux. After reading through the source code of the microengine driver, I figure that each time the microengines are initialized, the ue driver registers an interrupt handler with the linux kernel for a microengine interrupt. There is also a function uEng_intConnect, that can be used to register a handler function with this driver. (For example the debug library uses the function to register some function). But this function is not exported to the outside world. If it were, then one would do something like write a module stacked on the ue module and use the uEng_intConnect function to register its own handler function. I cannot avoid not using the ue driver because I am using the MicroACE framework. What can be done so that somehow I can catch a microengine interrupt on the core processor? I don't know if I have been quite clear, but I will appreciate any help. Thanks! -- Shyamal Pandya Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-96601982 _________________________________________________________________ Tired of spam? Get advanced junk mail protection with MSN 8. http://join.msn.com/?page=features/junkmail

1 0

EN2505 card causes PC to hang.
by Kameswara Avasarala 20 Mar '03

20 Mar '03

Hi, I have plugged in an EN-2505 evaluation board into a PII PC running RedHat 7.3 . I was expecting to see the 2155 PCI-PCI bridge listed in the ouput of the lspci command. However, it was not detected. The same card when plugged in a PIII with RedHat 7.2 casued the PC to hang ie it did not boot. What are the reasons for the above behaviour ? 1) There is no software/OS running on the board (except for the System Moniter). The switch SW1301 is set as 001 (System Moniter) . 2) The switch SW0201's bit 1 is on for Slave mode operation and the bus width not 64 bits. All the other bits are default values. Thanks, Kamesh.

1 0

microC compile problem
by Maruti G Gupta 19 Mar '03

19 Mar '03

Hi, We are trying to write a program in microC using the IXP developer's workbench. In the process we used some intrinsic functions from the library provided called ua_get_u8() and ua_get_u16() and included the header file ixp.h. However, we get a compiler error saying function __shr_64 not found . The function does not seem to exist anywhere in the include/ or even in the files and subfolders under the IXP1200/ directory and we haven't yet found a file containing an implementation of it either. Please, does anyone have a fix for this problem ? thanks, Maruti

1 0

L3fwd16 communication between SA and ME
by Eng Kean 17 Mar '03

17 Mar '03

For reference design L3fwd16 available in SDK2.01, what method is used for communication between SA and ME? how it works? __________________________________________________ Do you Yahoo!? Yahoo! Web Hosting - establish your business online http://webhosting.yahoo.com

3 2

port #3 in half duplex mode
by Najati Imam 12 Mar '03

12 Mar '03

Is there any reason port #3 on my ixp1200 is only running in half duplex mode? Is there some system setting that tells the ports what mode to run in. Its not the wires or the switch the 1200 is attached to, so I've deduced that its he boards fault. Najati

1 0

Re: [ixp1200] communication between SA and ME
by Shyamal Pandya 09 Mar '03

09 Mar '03

The resource manager polls all the ME to core rings at regular intervals. A look at the thread.c file in the src/microace/common/resource_manager/driver directory will help. -- Shyamal Pandya Cogito, ergo sum! Addr: 920 S Terrace Rd #102 Tempe AZ 85281 Phone: 1-480-96601982 >From: Li Zhao <zhao(a)cs.ucr.edu> >Reply-To: ixp1200(a)CS.Princeton.EDU >To: <ixp1200(a)CS.Princeton.EDU> >Subject: [ixp1200] communication between SA and ME >Date: Fri, 7 Mar 2003 00:17:06 -0800 (PST) > >Hi, > >Does anyone know how the Microengine pass >the exceptional packets to the StrongARM? >If we use Resource Manager in MicroACE, there is a ring >buffer between them and the Microengine puts >data into it. How does the Resource manager >know there is a packet in the buffer? by >polling or interrupt? > >Thanks. > > >-- >Li Zhao >Dept. of Computer Science >Univ. of California, Riverside >Tel:1-909-787-2001 > _________________________________________________________________ Add photos to your e-mail with MSN 8. Get 2 months FREE*. http://join.msn.com/?page=features/featuredemail

2 1

translation codes
by ailin lim 09 Mar '03

09 Mar '03

hi, does anybody have the source codes for the ipv4 and ipv6 tanslation in microengine C? ailin ===== I don't have a solution, but I admire your problem. __________________________________________________ Do you Yahoo!? Yahoo! Tax Center - forms, calculators, tips, more http://taxes.yahoo.com/

1 0

RE: [ixp1200] communication between SA and ME
by Johnson, Erik J 07 Mar '03

07 Mar '03

The RM polls the ring(s). ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Erik J. Johnson Intel Research & Development erik.j.johnson(a)intel.com NOT SPEAKING FOR INTEL ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -----Original Message----- From: Li Zhao [mailto:zhao@cs.ucr.edu] Sent: Friday, March 07, 2003 12:17 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] communication between SA and ME Hi, Does anyone know how the Microengine pass the exceptional packets to the StrongARM? If we use Resource Manager in MicroACE, there is a ring buffer between them and the Microengine puts data into it. How does the Resource manager know there is a packet in the buffer? by polling or interrupt? Thanks. -- Li Zhao Dept. of Computer Science Univ. of California, Riverside Tel:1-909-787-2001

1 0

[VERA] Libixprouter
by Bonelli Nicola 07 Mar '03

07 Mar '03

hi Zuki, Yes the hello-world works fine. I'm quite sure that something goes wrong within the Control_SystemStart. In particular, removing the Int_Init() the Control_SystemStart() ends correctly, the following Fmt_print()s are not truncated and the strongARM doesn't hang. Yes, I think it's an interrupt issue we have to address. The jumpers setting is correct, according to the README.jumpers.txt. Unfortunately our lab is not skilled enough in advanced cs-issues since we are telecom engineers. I don't know howto fix this matter. Again if could give me further advices I would really appreciate your effort. Thanks, Nicola --- Bonelli Nicola bonelli(a)netserv.iet.unipi.it

2 1

RE: [ixp1200] MicroEngine C -> segment access?
by Heaton, Eric D 05 Mar '03

05 Mar '03

Mirko et. al., One more note, the only thing that should affect the programmer was that the IXP12XX Microengine C compiler does not handle splitting a function over the boundary. Consequently, the compiler with error on compilation of a program with, say, 3 large functions of 666 instructions each (even though the total is <2k). However, most people won't run into this sort of thing.. if so, the fix is simply to split up the functions.. --eric h. -----Original Message----- From: Heaton, Eric D [mailto:eric.d.heaton@intel.com] Sent: Wednesday, March 05, 2003 4:05 PM To: 'ixp1200(a)CS.Princeton.EDU' Subject: RE: [ixp1200] MicroEngine C -> segment access? Mirko, Crossing the 1k boundary for IXP12XX with 2k control store should be transparent for the programmer. Just remember to set the following switches correctly: -Qrevision_min=n -Qrevision_max=m The version arguments allow the compiler to generate code that will work on a range of processor versions. 1=B0; 3=C0; 5=D0. Use 3 to enable C0 support (2K microcode) in the compiler. Use 5 for the IXP1240 and the IXP1250. Use min and max to set the range of processor versions that the code will run on. Note: The loader will error if you try to load on an incorrect processor version. --eric h. -----Original Message----- From: Mirko Benz [mailto:benz@mephisto.inf.tu-dresden.de] Sent: Wednesday, March 05, 2003 7:43 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] MicroEngine C -> segment access? Hello, How to access the second micro store segment of the C step IXP1200 from C? Thanks, Mirko

1 0

RE: [ixp1200] MicroEngine C -> segment access?
by Heaton, Eric D 05 Mar '03

05 Mar '03

Mirko, Crossing the 1k boundary for IXP12XX with 2k control store should be transparent for the programmer. Just remember to set the following switches correctly: -Qrevision_min=n -Qrevision_max=m The version arguments allow the compiler to generate code that will work on a range of processor versions. 1=B0; 3=C0; 5=D0. Use 3 to enable C0 support (2K microcode) in the compiler. Use 5 for the IXP1240 and the IXP1250. Use min and max to set the range of processor versions that the code will run on. Note: The loader will error if you try to load on an incorrect processor version. --eric h. -----Original Message----- From: Mirko Benz [mailto:benz@mephisto.inf.tu-dresden.de] Sent: Wednesday, March 05, 2003 7:43 AM To: ixp1200(a)CS.Princeton.EDU Subject: [ixp1200] MicroEngine C -> segment access? Hello, How to access the second micro store segment of the C step IXP1200 from C? Thanks, Mirko

1 0